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1. Introduction
Computer vision has been regarded as one of the most complex and computationally intensive problems. The 
algorithms involved employ a very broad spectrum of techniques from several areas such as signal processing, 
advanced mathematics, graph theory, and artificial intelligence. These algorithms are, in general, characterized by 
massive parallelism. For low level processing, spatial decomposition of image provides a natural way of generating 
parallel tasks. For higher level processing operations, parallelization may also be based on other image characteris­
tics. The multi-dimensional divide-and-conquer paradigm [3] is an attractive mechanism for providing parallelism 
in both of the above cases.
There is no general definition of an Integrated Vision System (TVS). However, an application dependent 
definition of an IVS is possible. For example, an object recognition, system that takes an image (or a set of images) 
of an object as input and produces as an output a description of the object can be considered an IVS. However, a 
system (or an algorithm) that takes an image input and produces its Discrete Fourier Transform (DFT) is not con­
sidered an IVS though computing DFT itself may be a part of an IVS. Therefore, IVS can be viewed as a system 
which employs a number of vision algorithms in a systematic way to produce a specified output In this paper we are 
interested in an IVS from the viewpoint of complexity and execution of the necessary computations. An architec­
ture for vision must be powerful as well as general enough to efficiently execute algorithms for any given computer 
vision problem. Researchers in vision and architecture communities are recognizing the need for architectures that 
are suited for IVSs rather than those architectures that are good for a few applications but are too rigid to perform 
any other applications efficiently. In [4] Weems et al. present an integrated image understanding benchmark that 
consists of algorithms that may comprise an object recognition system.
The advent of VLSI technology has provided architects to produce high performance chips for specific appli­
cations. But these special purpose chips can only be used in an IVS as accelerators of specific algorithms (e.g., con­
volution chips or FFT chips). Another use of VLSI technology has been to create massively parallel Single Instruc­
tion Multiple Data (SIMD) processors for vision and other applications. Massively parallel SIMD processors are 
well suited for low level and well structured vision algorithm that exhibit spatial parallelism at pixel level. However, 
such architectures are not well suited for for high level vision algorithm because high level vision algorithms require 
non-uniform processing, more complex data structures and data dependent decision making capabilities. Further­
more, mapping a parallel algorithm on such architectures becomes really inefficient when the problem size does not
2match with the available processor size and when its communication requirements do not match with the underlying 
interconnection structure of the parallel processor machine..
Meshes, array processors, hypercubes and pyramids are some of the most common SIMD parallel processors 
proposed for image analysis and processing. In meshes, the processing elements are arranged in a square array. 
Examples of mesh connected computers include CLIP4 [5,6,7], and the MPP [8,9,10]. In [11], Ahuja and Swamy 
proposed multiprocessor pyramid architecture of the divide-and-conquer based approach model of computation. 
Such pyramids are, therefore, natural candidates for executing divide-and-conquer algorithms that closely mirror the 
flow of information in these algorithms. Example of other pyramid architectures include PAPIA [12], SPHINX [13], 
MPP pyramid [14], and HCL Pyramid [15,16]. However, design of an integrated vision system requires a greater 
flexibility, partitionability, and reconfigurability than is offered by regular array, mesh connected or pyramid struc­
tures as discussed in [1]. For this reason other multiprocessor architectures and parallel algorithms have been pro­
posed [17,18,19,20], some of which discuss the flexibility, partitionability, and reconfigurability issues. CMU 
Warp processor [21,22,23,24] is another machine proposed and built for image understanding. The machine has a 
programmable systolic array of linearly connected cells. The array can perform low level and high level vision 
algorithms in systolic mode for low level operations and in MIMD mode for high level operations. There are unique 
features in the Warp processor that are not present in other architectures. The machine can be reconfigured in 
several modes [25]. The UMass image understanding architecture is based on Content Addressable Array Parallel 
Processor for low level vision and a MIMD parallel processor for high level vision [26].
The effectiveness and performance of architectures such as pyramid, array processors, and meshes is limited 
as architectures for integrated vision systems due to several reasons. First, they are mostly suitable for SIMD type 
of algorithms which only constitute low level vision operations. Secondly, the architectures are inflexible due to the 
rigid interconnections. Third, the number of processors needed to solve a problem of reasonable size is thousands. 
Such a large number of processors is not only cost prohibitive, but the processors themselves cannot be very power­
ful and can have only limited features due to technological limitations. Fourth, it is normally assumed that the prob­
lem size exactly matches the number of processors available. Most of the time it is not clear how to adapt algo­
rithms so that problems of different sizes can be solved using the same number of processors. Finally, the problem 
of input-output of data and fault-tolerance is rarely addressed in any of these architectures. It is important to note 
that no matter how fast or powerful a particular architecture is, its utilization can be limited by the bandwidth of the
3I/O. Furthermore, a failure normally either results in a breakdown of the entire system or the performance degrades 
tremendously. It is important that the architecture provide for graceful degradation. Graceful degradation can be 
achieved by providing flexibility in the interconnection and a capability for dynamic reconfiguration and partitioning 
of the architecture.
In this paper, we present a parallel architecture called NETRA for IVSs which is intended to provide the 
above flexibility. The architecture was originally proposed by Sharma, Patel and Ahuja [1]. NETRA is a recur­
sively defined tree-type hierarchical architecture each of whose leaf nodes consists of a cluster of processors con­
nected with a programmable crossbar with selective broadcast capability. The internal nodes are scheduling proces­
sors whose function is task scheduling, load balancing, and global memory management All the scheduling proces­
sors and the cluster processors are connected to a global memory through a multistage circuit switched network. 
The processors in clusters can operate in SIMD, MIMD or systolic mode, and therefore, are suitable for both low 
level as well as high level vision algorithms.
In Section 2 we propose a model of computation for integrated vision systems. The model is discussed from 
the parallel processing perspective. Using the model we derive desired features and capabilities of a parallel archi­
tecture for IVSs. Section 3 presents the architecture of NETRA and describes its components and their functions in 
detail. Then the architecture is critically examined with respect to the IVS requirements. In Section 4 we present 
methods to map parallel algorithms on NETRA. We also discuss the alternative communication strategies in 
NETRA and present a qualitative evaluation of the strategies. The algorithms are classified according to their com­
putation and communication requirements for parallel processing. Section 5 presents analysis of alternative inter- 
cluster communication strategies in NETRA and discusses a methodology to evaluate a parallel algorithm which has 
been mapped across clusters. Finally, a summary is presented in Section 6.
2. Model of Computation for Integrated Vision Systems
There are two types of parallelism available in vision tasks. First, Spatial Parallelism, in which the same 
operation is applied to all parts of the image data. That is, the data is divided into many granules and distributed to 
different subtasks which may execute on different processors in parallel. Most low level vision algorithms exhibit 
this type of parallelism. However, different tasks may be performed sequentially in time on the same granules of 
data Each such tsk operates on the output data of the previous task. Therefore, the type of data, data structures, etc.,
4may be different for each task in the system but each form of data can be partitioned into several granules, to be pro­
cessed in parallel. For example, consider one IVS that performs object recognition. The input image is smoothed 
using some filtering operation, then on the smoothed image an operator is applied for feature extraction, features 
with similar characteristics are grouped, then matching with the models is performed. Each of these tasks takes the 
output of the previous tasks as its input and produces an output which becomes the input for the next task.
Second form of parallelism called Temporal Parallelism is available when these tasks are repeated on a time 
sequence of images or on different resolutions of images. For example, the system in which the motion of a moving 
object is estimated from an image sequence performs the same set of computation on all image frame(s) in the 
sequence. The processing of each frame or sets of frames can be done in parallel.
Figure 1 shows a computational model of IVS which incorporates the above mentioned characteristics. Each 
pipeline shows a number of tasks applied to a set of inputs. Each block in the pipeline represents one task. The 
input to the first task in a pipeline is the image, and the input to the rest of the tasks is the output of the previous task. 
Entire pipeline of tasks is repeated at different images in time and/or resolution. Each task is decomposed into sub­
tasks to be performed in parallel. For example, T  i is one task, and T  j (d  i ) is a subtask of T  j operating on data 
granule d  \ . The figure shows m tasks in the pipeline. The number of subtasks depends on the amount of data in a 
granule and number of available processors. A \/+ l represents data transfer from task Tt to task Tl+\ in the pipe­
line.
2.1. Data Dependencies
Existence of spatial and temporal parallelism may also result in two types of data dependencies, namely, spa­
tial data dependency and temporal data dependency. The spatial data dependency can be classified into intratask 
data dependency and intertask data dependency. Intratask data dependency arises when a set of subtasks need to 
exchange data in order to execute a task in parallel. The exchange of data may be needed during the execution of the 
algorithm, or to combine their partial results, or both. Therefore, each task itself is a collection of subtasks which 
may be represented as a graph with nodes representing the subtasks and edges representing communication between 
subtasks. Intertask data dependency denotes the transfer and reorganization of data to be passed onto the next task in 
the pipeline. This may be done by exchanging data between subtasks of the current tasks and the subtasks of the 
next task, or by collection and reorganization of the output data of current task and then redistribution of the data.
5Figure 1: A Computational Model of an Integrated Vision System 
The choice and method depends on the underlying parallel architecture and mapping of the algorithms. Temporal 
data dependency is similar to spatial data dependency except that some form of output generated by tasks executed 
on the previous image frames may be needed by one or more tasks executing on the current image frames. A simple 
example of such a dependency is the system for motion estimation in which features from the previous image 
frames are needed in the processing of the current image frames so that features can be matched to establish 
correspondences between features of different time frames.
6The total computation to execute one pipeline includes time to input data, time to output data and results, sum 
of the times to execute all tasks in the pipeline (which includes computation time of subtasks and communication 
time between subtasks) and, data transfer and reorganization time between two successive tasks. Let’s denote tcp 
as computation time for a subtask, tcomm as total communication time for a task, as data input time, tout as data 
output time, and as data transfer and reorganization time. Then the time to complete task i, denoted as X,* is given 
by
X; =  M AX tcpiTiidj)) +  tcommffi) (1)
15 /&u
Total time to execute one pipeline including the input and output of the data is given by
hot =  5^ Xj 4- ^ ,  td(Dij+ 1 ) +  tin +  tout (2)
i—l i = l
Let us now consider some characteristics of the algorithms involved in IVS, and using the above model deter­
mine the desired features and capabilities of a multiprocessor architecture suitable for IVS. First, an IVS involves 
algorithms from all levels of processing, i.e., an IVS normally includes low, intermediate and high level vision algo­
rithms. Typically, the first few tasks of the pipeline require low level algorithms and last few require high level 
algorithms. The low level algorithms are well understood and well defined. They are normally data independent, 
have regular structure, and spatial parallelism is mostly available at pixel level. They are well suited for both SIMD 
and MIMD type of processing. If communication between processors is fast enough, almost linear speedups are pos­
sible by using multiple processors. Therefore, an architecture for IVS should be capable of efficiently executing low 
level algorithms and algorithms suited for SIMD type of processing. Also, data I/O should not be a bottleneck 
because otherwise, speedups through parallelism can be nullified. Examples of low level algorithms include various 
transforms, filtering algorithms, convolution algorithms etc.
High level algorithms are not well catalogued. They are normally global data dependent, involve more com­
plex Hjita structures (compared to pixel representation), and need varying amount of communication for parallel pro­
cessing. These type of algorithms are better suited for MIMD type of processing. Hence, the architecture should be 
capable of executing MIMD algorithms efficiently.
722. Desired Features and Capabilities of Parallel Architectures for IVS
(1) Reconfigurability : From the model and the above discussion it is clear that the architecture should be capable 
of executing both SIMD and MIMD type of algorithms efficiently. That is, it should be possible to 
reconfigure the architecture such that each algorithm can be implemented efficiently using the most suited 
mode of computation.
(2) Flexible Communication : The communication requirements vary for different algorithms. The communica­
tion pattern between processors executing subtasks of a larger task depends on the algorithm involved in the 
task. If the connectivity between processors is too rigid then the communication overhead of intratask and 
intertask communication may become prohibitive. Therefore, it is desirable that the communication be flexi­
ble in order to provide most efficient communication with low overhead.
(3) Resource Allocation and Partitionability : As we discussed earlier, there are several tasks with vastly different 
characteristics and computational requirements in an IVS. These tasks need to exist simultaneously in the sys­
tem. Therefore, the system should be partitionable into many independently controlled subsystems to execute 
each ta«k Since the high level algorithms exhibit varying level of parallelism and data dependent perfor­
mance, it should be possible to allocate resources (such as processors, memory) dynamically to meet the per­
formance requirements.
(4) Load Balancing and Task Scheduling : Load balancing and task scheduling are very important, specially for 
high level vision algorithms. High level vision algorithms are data dependent, and therefore, in order to obtain 
better utilization of resources and better speedups, dividing the computation equally among the processor is 
critical [27]. The underlying architecture on which load balancing is done and the type of algorithm(s) 
involved contribute significantly to how well load balancing can be achieved. In low level algorithms since 
the computations are data independent, partitioning data equally among the processors normally balances the 
load among the processors. However, for high level algorithms more sophisticated load balancing and 
scheduling strategies are needed. The architecture should include features such that it is easy to perform load 
balancing and task scheduling and that the overhead of doing so is minimal.
(5) Topology and Data Size Independent Mapping : For a system as complex as an IVS, if the underlying archi­
tecture is rigid such that the problem size that can be solved on it dependent on the size of the architecture, 
the effectiveness of the architecture for an IVS will diminish.
8(6) Input-Output of Data: It is most often the case that an architecture is able to perform very well on some algo­
rithms and high speedups are obtained but input-output (I/O) of data is inefficient I/O is an integral part of a 
system and if it is a bottleneck then performance of the system will be limited.
(7) Fault-Tolerance : Fault-tolerance is an important part of a system of such complexity. A failure in a processor 
or communication structure should not affect the performance drastically which is normally the case when 
rigid interconnections are present between processors. The architecture should provide for graceful degrada­
tion in case of failures.
3. Architecture of NETRA
In this section we describe the architecture of NETRA and its features. We examine and evaluate the charac­
teristics of the architecture using the criteria developed in the previous section.
Figure 2 shows the architecture of "NETRA" for integrated vision systems. The architecture consists of the 
following components :-
(1) A large number (1000 -10000) of Processing Elements (PEs), organized into clusters of 16 to 64 PEs each.
(2) A tree of Distributing-and-Scheduling-Processors (DSPs) that make up the task distribution and control struc­
ture of the multiprocessor.
(3) A parallel pipelined shared Global Memory and a Global Interconnection that links the PEs and DSPs to the 
Global Memory.
3.1. Processor Clusters
The clusters consist of, 16 to 64 PEs, each with its own program and data memory. They form a layer below 
the DSP-tree, with a leaf DSP associated with each cluster. PEs within a cluster also share a common data memory. 
The PEs, the DSP associated with the cluster, and the shared memory are connected together with a crossbar switch. 
The crossbar switch permits point-to-point communications as well as selective broadcast by the DSP or any of the 
PEs. Figure 3 shows the cluster organization. A 4x4 crossbar is shown as an example of the implementation of the 
crossbar switch. The crossbar design consists of pass transistors connecting the input and output data lines. The 
switches are controlled by control bits indicating the connection pattern. If a processor of DSP needs to broadcast 
then all the control bits in its row are made one. In order to connect processor Pi to processor P j, control bit (i,j) is
9DSP : Distributing and Scheduling Processor 
C : Processor Cluster M : Memory Module
Figure 2 : Organization of NETRA
set to one and rest of the control bits in row i and column j are off.
Clusters can operate in an SIMD mode, a systolic mode, or an MIMD mode. Each PE is a general purpose 
processor with a high speed floating point capability. In an SIMD mode, PEs in a cluster execute identical instruc­
tion streams from private memories in a lock-step fashion. In the systolic mode, PEs repetitively execute an instruc­
tion or set of instruction on data streams from one or more PEs. In both cases, communication between PEs is syn­
chronous. In the MIMD mode PEs asynchronously execute instruction streams resident in their private memories.
10
PE : PROCESSOR M : LOCAL MEMORY
CDM : COMMON DATA MEMORY 
Figure 3 : Organization of Processor Cluster
The streams may not be identical. In order to synchronize the processors in a cluster, a synchronization bus is pro­
vided which is used by processors to indicate to the DSP that a processor(s) has finished its computation or a proces­
sor wants to change the communication pattern. The DSP can either poll the processors or the processors can inter­
rupt the DSP using the synchronization bus.
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3.1.1. Crossbar Design
There is no arbitration in the crossbar switch. That is, the interconnection between processor has to be pro­
grammed before processors can communicate with each other. Programming a crossbar requires writting a com­
munication pattern into the control memory of the crossbar. A processor can alter the communication pattern by 
updating the control memory as long as it does not conflict with the existing communication pattern. The DSP asso­
ciated with the cluster can write into the control memory to alter the communication pattern. The most common 
communication patterns such as linear arrays, trees, meshes, pyramids, shuffle-exchanges, cubes, broadcast, can be 
stored in the memory of the crossbar. These patterns need not be supplied externally. Therefore, switching to a dif­
ferent pattern in the crossbar can be fast because switching only requires writing the patterns into the control bits of 
the crossbar switches from its control memory.
The advantages of such a crossbar design are the following; first, since there is no arbitration, the crossbar is 
relatively faster than one which provides arbitration because switching and arbitration delays are avoided. Secondly, 
it is easier to design and implement the crossbar because arbitration is absent, and therefore, switches are simple. 
Furthermore, it is possible to implement systolic algorithms using the crossbar because it can transfer data at the 
same or greater speed than required by the systolic computation. Such a crossbar is easily scalable. Unlike other 
interconnections (such as cubes, shuffle-exchanges etc.), the scalability need not be in power of 2. A unit scalability 
is possible. Furthermore, due to the same reason, it is easy to provide fault-tolerance because one spare processor 
can replace any failed processor, and one extra crossbar link can replace any failed link. This is possible because 
there is no inherent structure that connects the processor and each processor (link) is topologically equivalent to any 
other processor (link).
3.1.2. Scalability of Crossbar
Figure 4(a) depicts a 1 bit 4x4 crossbar switch. In order to obtain byte or word parallel crossbar, the crossbar 
switches can be stacked together as shown in figure 4(b). The control, address and communication pattern informa­
tion is exactly the same in all the stacked switches. Figure 4(c),(d) and (e) illustrate the size scalability. Figure 4(c) 
shows how a 4x8 crossbar can be obtained from two 4x4 crossbars. Similarly, figure 4(d) and (e) illustrate how 
8x4 and 8x8 crossbars can be obtained respectively. Note that the smallest switch need not be a bit crossbar. 
Depending on the technology and availability of the I/O pins, it can be of any size (such as 4 bit or a byte). Further-
12
more, depending on the available pins, it can be a 16x16 or 32x32 bit crossbar. Finally, sizes of the crossbar 
need not be a multiple of two but can be any arbitrary.
3.2. The DSP Hierarchy
The DSP-tree is an n-tree with nodes corresponding to DSPs and edges to bi-directional communication links. 
Each DSP node is composed of a processor, a buffer memory, and a corresponding controller.
The tree structure has two primary functions. First it represents the control hierarchy for the multiprocessor. A 
DSP serves as a controller for the subtree structure under i t  Each task starts at a node on an appropriate level in the 
tree, and is recursively distributed at each level of the sub-tree under the node. At the bottom of the tree, the sub­
tasks are executed on a processor cluster in the desired mode (SIMD or MIMD) and under the supervision of the 
leaf DSP.
e) 8 X 8
Figure 4 : Scalability o f Crossbar
I
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The second function is that of distributing the programs to leaf DSPs and the PEs. Vision algorithms are 
characterized by a large number of identical parallel processes that exploit the spatial parallelism and operate on dif­
ferent data sets. It would be highly wasteful if each PE issued a separate request for its copy of the program block 
to the global memory because it would result in large unnecessary traffic through the interconnection network. 
Under the DSP-hierarchy approach, one copy of the program is fetched by the controlling DSP (the DSP at the root 
of the task subtree) and then broadcast down the subtree to the selected PEs. Also, DSP hierarchy provides com­
munication paths between clusters to transfer control information or data from one cluster to others. Finally, the 
DSP-tree is responsible for Global Memory management
3.3. Global Memory
The multiport global memory is a parallel-pipelined structure as introduced in [28]. Given a memory(chip)- 
access-time of T processor-cycles, each line has T memory modules. It accepts a request in each cycle and responds 
after a delay of T cycles. Since an L-port memory has L lines, the memory can support a bandwidth of L words per 
cycle.
Data and programs are organized in memory in blocks. Blocks correspond to "units" of data and programs. 
The size of a block is variable and is determined by the underlying tasks and their data structures and data require­
ments. A large number of blocks may together constitute an entire program or an entire image. Memory requests 
are made for blocks. The PEs and DSPs are connected to the Global Memory with a multistage interconnection 
network.
The global memory is capable of queuing requests made for blocks that have not yet been written into. Each 
line (or port) has a Memory-line Controller (MLC) which maintains a list of read requests to the line and services 
them when the block arrives. It maintains a table of tokens corresponding to blocks on the line, together with their 
length, virtual address and full/empty status. The MLC is also responsible for virtual memory management func­
tions.
Two main functions of the global memory are input-output of data and program to and from the DSPs and 
processor clusters, and to provide intercluster communication between various tasks as well as within a task if a task 
is mapped onto more than one cluster.
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3.4. Global Interconnection
The PEs and the DSPs are connected to the Global Memory using a multistage circuit-switching interconnec­
tion network. Data is transferred through the network in pages. A page is transferred from the global memory to the 
processors which is given in the header as a destination port address and the header also contains the starting 
address of the page in the global memory. When the data is written into the global memory, only starting address 
needs to be stated. In each case, end-of-page may be indicated using an extra flag bit appended to each word.
We are evaluating an alternative strategy to connect DSPs, clusters and the global memory using a high speed 
bus. In this organization one port of each cluster will be connected to the high speed bus. Also, each DSP will be 
connected to the bus. Processors that need to communicate with processors in other clusters use explicit messages 
to send and receive data from the other processors. Figure 5 illustrates this method. A processor P ,• in cluster C,- 
can send Ham to a processor Pj in cluster Cj as shown in the figure. Pi sends the data to the DSPi which sends the 
data to D SPj in a burst mode. D SPj then sends the data to the processor Pj. We are evaluating both alternatives 
for intercluster communication.
GLOBAL BUS
Figure 5 : An Alternative Strategy for Inter-Cluster Communication
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3.5. IVS Computation Requirements and NETRA
In the following discussion we examine NETRA’s architecture in the light of requirements for an IVS dis­
cussed in the previous section.
Reconfigurability (Computation Modes)
The clusters in NETRA provide SIMD, MIMD and systolic capabilities. As we discussed earlier, it is desir­
able to have these modes of operations in a multiprocessor system for IVS so that all levels of algorithms can be 
executed efficiently. For example, consider matrix multiplication operation. We will show how it can be performed 
in SIMD and systolic modes. Let us assume that the computation requires obtaining matrix C = A xB .  For simpli­
city, let’s assume that the cluster size is P  and the matrix dimensions are P xP . Note that this assumption is made to 
simplify the example description. In general, any arbitrary size computation can be performed independent of the 
data or cluster size.
SIMD Mode
The algorithm can be mapped as follows. Each processor is assigned a column of the B  matrix, i.e., processor 
P i is assigned column 2?,. Then the DSP broadcasts each row to the cluster processor which compute the inner pro­
duct of the row with their corresponding column in lock-step fashion. Note that the elements of the A matrix can be 
continuously broadcast by DSP, row by row without any interruptions, and therefore, efficient pipelining of data 
input, multiply, accumulate operations can achieved. Figure 6(a) illustrates a SIMD configuration of a cluster. The 
following pseudo code describes the DSP and processor ( /V s  program, 0<k <P - 1 )  program.
SIMD Computation
DSP Pk
1. FOR i-0  to i=P-l DO 1.
2. connect(DSP JP i) 2.
3. out( column Bi) 3.
4. ENDFOR 4.
5. connect(DSP, all) 5.
6. FOR i-0  to i-P-1 DO 6.
7. FOR j=0 to j=P-l DO 7.
8. outfaij) 8.
9. END FOR 9.
10. END FOR 10.
in(column B t)
Cik =0
FOR j-0  to j-P-1 DO
in(dij)
Cik =  c ik +  aij*bjk 
ENDFOR
16
In the above code, the computation proceeds as follows. In first three lines, the DSP connects with each pro­
cessor through the crossbar and writes the column on the output port. That column is input by the corresponding 
processor. In statement 5, the DSP connects with all the processors in a broadcast mode. Then from statement 6 
onwards, the DSP broadcasts the data from matrix A in row major order and each processor computes the inner pro­
duct with each row. Finally, each processor has a column of the output matrix. It should be mentioned that the above 
code describes the operation in principal and does not exactly depict the timing of operations.
Systolic Mode
The same computation can be performed in a systolic mode. The DSP can reconfigure the cluster in a circular 
linear array after distributing columns of matrix B to processors as before. Then DSP assigns row A/ of matrix A  to 
processor P t. Each processor computes the inner product of its row with its column and at the same time writes the 
element of the row on the outout port. This element of the row is input to the next processor. Therefore, each pro­
cessor receives the rows of matrix A in a systolic fashion and the computation is performed in the systolic fashion. 
Note that the computation and communication can be efficiently pipelined. In the code, it is depicted by statements 
7-10. Each element of the row is used by a processor and immediately written on to the output port, and at the same 
time, the processor receives an element of the row of the previous processor. Therefore, every P  cycles a processor 
computes new element of the C  matrix from the new rows it receives every P  cycles. Again, note that the code 
describes only the logic of the computation and does not include the timing information. Figure 6(b) illustrates a 
systolic configuration of a cluster.
DSP
Systolic Computation
Pi
1. FOR i=0 to i=P-l DO
2. connect(DSF ,P ¡)
3. out( column Bi)
4. out(rowAi)
5. ENDFOR
6. connect(Pi to Pi+\ m od P)
7.
8.
9.
10.
11.
1.
2.  -
3. in(columnBi)
4. in(columnAi)
5. -
6. C u=0
7. FOR j=0 to j-P-1 DO
11. repeat 7-10 for each new row
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In a companion paper we present several examples of mapping different algorithms in different modes on the 
clusters as well as their performance evaluation.
Partitioning and Resource Allocation
There are several tasks with vastly different characteristics in an FVS, and therefore, the number of processors 
needed for each task may be different and may be needed in different computational modes. Hence, partitionability 
and dynamic resource allocation are keys to high performance. Pardoning in NETRA can be achieved as follows. 
When a task is to be allocated, the set of subtrees of DSPs is identified such that the required number of PEs is avail­
able at their leaves. One of the subtrees is chosen on the basis of characteristics of the task. The chosen DSP 
represents the root of the control hierarchy for the task. Together with the DSPs in its subtree, it manages the execu­
tion of the task. Note that partitioning is only virtual. The PEs are not required to be physically isolated from the rest 
of the system. Once the subtree is chosen, the processes may execute in SIMD, MIMD or systolic mode. The fol­
lowing are some of the advantages of such a scheme. Firstly, only one copy of the programs needs to be fetched 
thereby reducing the traffic through the global interconnection network. Secondly, simple load balancing techniques 
may be employed while allocating tasks (examples are discussed in a companion paper). The tasks of global 
memory management can be distributed over the DSP tree by assigning it to the DSP at the root of the subtree exe­
cuting the subtask. Finally, locality is maintained within the control hierarchy, which limits the intratask
a) SIMD Mode
b) Systolic Mode
Figure 6 : An Example of SIMD and Systolic Modes of Computation in a Cluster
18
communication to within the subtree.
Load Balancing and Task Scheduling
Two levels of load balancing need to be employed, namely, global load balancing and local load balancing. 
Global load balancing aids in partitioning and allocating the resources for tasks as discussed earlier. Local load 
balancing is used to distribute computations (or data) to processors executing subtasks of a larger task. Local load 
balancing can be either static or dynamic or a combination of both. With static load balancing, given a task, its 
associated data and the number of processors allocated for the task, the data is partitioned in such a way that each 
processor gets equal or comparable amounts of computation [27]. In dynamic load balancing, the subtasks are 
dynamically assigned to the processors as and when they finish the previously assigned tasks. In NETRA when a 
task is assigned to a subtree, the DSPs involved perform the local load balancing functions.
Using the information from local load balancing and other measures of computation, global load balancing 
can be achieved hierarchically by using the DSP hierarchy. In this scheme, each controller DSP sends its measure of 
load to its parent DSP and the root DSP receives the load information for the entire system. The root DSP then 
broadcasts the measure of load of the entire system to the DPSs. When a task is to be allocated, these measures can 
be used to select a subtree for its execution as follows: If any subtree corresponding to the child of the current DSP 
has an adequate number of processors then the task is transferred to a child DSP with the lowest load, else if the 
current subtree has enough resources and the load is not significantly greater than the average system load then the 
task is allocated to the current subtree, else the current DSP transfers the task to the parent DSP.
Flexible Communication
Availability of flexible communication is critical to achieving high performance. For example, when a parti­
tion operates in SIMD mode there is a need to broadcast the programs. When a partition operates in MIMD mode, 
where processors in the partition cooperate in the execution of a task, one or more programs need to be transferred 
to the local memories of the processors. Performing the above justifies the need for selective broadcast capability. In 
order to take advantage of spatial parallelism in vision tasks processors working on neighboring data need to com­
municate fast amongst themselves for high performance. The programmability and flexibility of the crossbar pro­
vide fast local communication. Most common vision algorithms such as FFTs, filtering, convolution, counting, 
transforms, etc., need a broad range of processor connectivities for efficient execution. These connectivities include
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arrays, pipelines, several systolic configurations, shuffle-exchanges, cubes, meshes, pyramids etc. Each of these con­
nectivities may perform well for some tasks and badly for others. Therefore, using a crossbar with a selective broad­
cast capability, any of the above configurations can be achieved, and consequently, optimal performance can be 
achieved at the clusters.
Several techniques for implementing reconfigurability between a set of PEs were studied [29,30]. It was 
discovered that using a crossbar switch to connect all PEs was simpler than any other schemes. The popular argu­
ment that crossbar switches are expensive was easily thwarted. When designing communication networks in VLSI, 
the primary constraint is the number of pins and not the chip area. The number of pins is governed by the number of 
ports on the network and is independent of the type of network. Furthermore, it was realized that a crossbar with a 
selective broadcast capability was not only very powerful and flexible structure, but was also simpler, scalable and 
less expensive.
The need for global communication is relatively low and infrequent Global communication is needed for 
intertask communication, i.e., from one task to another in the IVS pipeline. It is also needed to input and output data, 
to transfer data within a subsystem when a task is executed on more than one cluster, and finally, it is needed to load 
the programs. The most important issue in global communication is that the network speed should be matched with 
the crossbar speed as well as with the processors speed. The global communication is performed through the global 
memory using the interconnection network, or using the DSP hierarchy. Another alternative we consider is connect­
ing all the clusters and DSPs to a global bus. Since the DSPs perform most control functions and loading of pro­
grams and data, the responsibility of intertask communication does not lie with hierarchy. In a Section 5 we present 
an extensive analysis of the global communication networks in NETRA. Then using the analysis developed here we 
present performance of several algorithms in a companion paper.
4. Mapping Parallel Algorithms
There are two main considerations in mapping the parallel algorithms. First, mapping individual tasks or 
algorithms, and the second, integration of various tasks. Mapping individual tasks involves efficient division of the 
task(s) on the available processors, intratask communication, load balancing and, input and output of data. If the 
task is mapped onto more than one processor cluster then the mapping will require both intra-cluster as well as 
inter-cluster communication. Integration of algorithms involves intertask communication, data transfer between
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tasks, formatting the data for the next task, and global load balancing.
The methodology we use for mapping parallel algorithms is multi-dimensional divide-and-conquer with 
medium to large grain parallelism. An individual task (in the following discussion task and algorithm are used inter­
changeably) can be efficiently mapped using spatial parallelism because most of the vision algorithms are performed 
on two dimensional data. However, integration of tasks involves exploiting both spatial as well as temporal parallel­
ism. Temporal parallelism can be exploited by recognizing intertask data dependencies. In NETRA, by providing 
virtual partitioning of processors, reconfigurability, flexibility of communication and distributed control, it is possi­
ble with much ease to exploit temporal parallelism available in integrated vision systems. Furthermore, temporal 
parallelism can be improved by making data available to the next task in the pipeline as soon as it is produced by the 
previous task. This is achieved using the macro data flow approach between tasks.
4.1. Classification of Common Vision Algorithms
We can classify some of the common vision algorithms according to their communication requirements when 
mapped onto parallel processors. The classification provides an insight to the performance of an algorithm depend­
ing on its communication requirements.
(1) Local Fixed - In these algorithm, the output depends on a small neighborhood of input data in which the 
neighborhood size is normally fixed. Sobel edge detection, image scaling and, thresholding are examples of 
such algorithms.
(2) Local Varying - Like the local fixed algorithms, the output at each point depends on a small neighborhood of 
input data However, the neighborhood size is an input parameter and is independent of the input image size. 
Convolutions, edge detection and most other filtering and smoothing operations are examples of such algo­
rithms.
(3) Global Fixed - In such algorithms each output point depends on the entire input image. However, the compu­
tation is normally input data independent (i.e., computation does not vary with the type of image and only 
depends on the size of the image). Two Dimensional Discrete Fourier Transform and Histogram computation 
are examples of such algorithms.
(4) Global Varying - Unlike global fixed algorithms, in these algorithms the amount of computation and commun­
ication depends on the image input as well as its size. That is, the output may depend on the entire image or
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may depend on a part of image. In other words, the computation is data dependent Hough Transform and, 
Connected Component Labeling are examples of such algorithms. In an image, a connected component may 
span only a small region, or in the worst case the entire image may be one connected component (a spiral). 
Similarly, in case of the Hough transform for detecting lines, a line may span across image (meaning its votes 
must come from distant pixels or edges) or it may be localized.
42. Mapping an Algorithm on One Cluster
Mapping a task on one cluster means that intratask communication will only involve communication between 
processors of the same clusters. Figure 7 shows how a parallel algorithm is mapped on a cluster. Let us assume that 
there are P processors in a cluster. As shown in figure 7, first program and data are loaded onto the processor clus­
ter. Both in case of SIMD or MIMD mode, the program is broadcast onto the cluster processors. The data division 
depends on the particular algorithm. If algorithms are mapped in SIMD or systolic mode then the compute and 
communication cycles will be intermixed. If the algorithms are mapped in MIMD mode then each processor com­
putes its partial results and then communicates with others to exchange or merge data.
Let us assume that an algorithm is mapped on one cluster with P processors. The total processing time in such 
a mapping consists of the following components. Program load time onto the cluster processors (tp[), data load and 
partitioning time (/¿/), computation time of the divided subtasks on the processors (tcp) which is the sum of the 
maximum processing time on a processor P (- and intra-cluster communication time (tcomm), and the result report 
time (trr). tjj consists of three components: 1) data read time from the global memory (tr) by the cluster DSP, 2) 
crossbar switch setup time ( t ^ )  and, 3) the data broadcast and distribution time onto the cluster processors (¿¿,r ). 
The total processing time T(P) of the parallel algorithm is given by
*(P) =  tpi + ¡¿1 + tcp +  trr (3)
where,
t<U ~ t r 4* tset up 4" ^br
and if the computation and communication do not overlap then,
(4)
tcp ~  M AX  ( tpi ) +  tcomm
l  <i<P
else if computation and communication can completely overlap then,
•c (5)
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Figure 7 : Mapping Algorithms on One Cluster
tCp ~  M AX  ( M AX  (tpi) , tcomm ) (6)
F 1 &<P
In the above equations tr depends on the effective bandwidth of the global interconnection network.
43 , Mapping an Algorithm on More than one Cluster
If an algorithm is mapped on more than one cluster then the communication consists of intra-cluster commun­
ication as well as inter-cluster communication. Since the cost of inter-cluster communication is more than that of 
intra-cluster communication, the inter-cluster communication should be minimized while mapping a parallel algo­
rithm on more than one cluster. Figure 8 shows how a typical algorithm will be mapped onto two clusters.
Figure 5 shows how processor in cluster C,- will communicate with processor Pj in cluster Cj using the 
global bus. The communication will be performed explicitly by messages. Processor P / will send the data and the 
identification of the receiving processor to its DSP (D S P ,). The DSP then will forward the message to the 
corresponding DSP in the other cluster CDSPj). DSPj will send the data to Pj. A processor Pi in cluster C,- will 
communicate with a processor Pj in cluster Cj using the global memory as shown in figure 9. Processor Pi will
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Figure 8 : Mapping Algorithms on Multiple Clusters
write the data into a specified memory location in the global memory using its port connected to the multistage inter­
connection network. Processor Pj will request for the data from the Memory Line Controller on its port connected 
to the interconnection network. The basic difference between the two approaches is the available bandwidth through
the global interconnection. In case of the bus, the effective bandwidth will be much lower compared to the effective 
bandwidth of the multistage interconnection network because only one processor or DSP can access the bus at a 
time.
The performance of the algorithm mapped on more than one cluster depends on how much inter-cluster com­
munication is required and by how many processors, which in turn depends on the type of algorithm. Figure 9 illus­
trates various ways in which an algorithm can be mapped on two or more clusters. However, in the figure we only
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show two clusters. Case a) represents the best case in which a parallel algorithm can be mapped such that only one 
or no processors need to communicate with any processor in the other cluster. This is obtained by partitioning the 
data  in such a way that only one processor in each cluster gets the boundary data and the algorithm is such that com­
munication is only exchanging boundary values. Example of such algorithms include local fixed and local varying 
algorithms.
In an average case, some of the processors in one cluster are required to communicate with processors in the 
other cluster. Case b) in Figure 9 illustrates such a case. The figure shows that data processed by a few processors is 
needed by corresponding processors in the other cluster. However, the figure does not show how the transfer of the 
data will take place. That depends on the chosen global interconnection network and how the algorithm is mapped. 
Global varying algorithms may need this type of communication. For example, the connected component labeling 
algorithm can be mapped in such a way that only those processors need to communicate across clusters which have 
boundary components.
Figure 9 : Types of Intercluster Communication
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The third case (c) represents the worst case. The worst case means that data produced by each processor is 
required by at least one processor in another cluster. Global fixed and some global varying algorithms need this 
type of communication.
Now, let us discuss how inter-cluster communication is incorporated in the performance of an algorithm. Let 
us assume that an algorithm is mapped on C  clusters. The total computation time for an algorithm (EQ. 5) is now 
given by
tCp — MAX ( M AX  (tpi) ) +  tcomm (7)
F IZjZC 0£i<P
now, tcomm is given by
tcomm =  tel +  ticl ^
where, tci represents the intra-cluster communication time and, denotes the inter-cluster communication time.
fid not only depends on the type of algorithm, how it is mapped, how many clusters it is mapped on but also 
depends on the effective bandwidth of the global interconnection. The effective bandwidth depends on the commun­
ication requirements of the other tasks in the system which may be executing on other clusters. Let us assume that 
¡¡ci denotes the communication time when there is no interference in the interconnection network, that is, tci 
denotes the data write and read time given that the network is available whenever inter-cluster communication is 
needed. Then the actual inter-cluster communication will be degraded by a factor w which depends on the traffic 
intensity in the network and the interference by communication of other tasks in the system. Therefore, instead of 
¡id, the inter-cluster communication time will be w xt^ i.
5. Inter-cluster Communication in NETRA
Communication between processors within the same cluster is performed using the crossbar connections. 
Communication between processors in different clusters can be performed in various ways. First, the global memory 
is used for this purpose as follows. The processor(s) needing to send data to another processor in a different cluster 
writes the data into designated locations in the memory. This involves setting the appropriate circuit through the glo­
bal multistage interconnection network to the memory module followed by a data transfer. The data is transferred in 
block mode. The Memory Line Controller (MLC) updates the information about the destination port(s), the length 
of the data block, block’s starting address and sets a flag indicating the availability of the data. Now, the destination 
processor can read the data using this information. Note that this method permits out of order requests to be ser-
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viced. For example, if the destination processor tries to read the data before it has been written, MLC informs the 
processor of this situation and when the data is really written into the global memory then the MLC informs the des­
tination processor. This is a block level data-flow approach. The main advantages of this approach are that asyn­
chronous communication is possible, out of order messages can be handled and efficient pipelining of data can be 
achieved.
The second alternative to perform inter-cluster communication is to use the DSP tree links. However, for dis­
tant inter-cluster communications, the tree may not perform well because of the root bottlenecks typical to any tree 
structure. The main function of the tree structure is to provide control hierarchy for the clusters. Its links are mainly 
used for program and data broadcast to subtrees, and DSPs use the tree links to send (receive) control information to 
(from) other DSPs.
The third alternative strategy to perform inter-cluster communication is to use a high speed global bus that 
connects all DSPs and one port from each cluster. The global memory is also connected to the bus and is accessible 
to all the clusters via the bus. The communication is done explicitly by messages and synchronously. Figures 10 and 
5 show the first and third communication methods. The figures show how a processor P t of cluster C; will com­
municate with processor P j of cluster Cj using the two strategies.
Inter-cluster communication is needed in the following cases : i) An algorithm is mapped in parallel on more 
than one cluster and the processors need to communicate to exchange partial results or combine their results, ii) in
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Figure 10 : Inter-Cluster Communication Using Global Memory
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an integrated vision system, output data of a task produced at one or more clusters needs to be transferred to the next 
task executing on different clusters and, iii) to perform input and output of data and results.
The extent of inter-cluster communication depends on the type of algorithms, how they are mapped in paral­
lel, frequency of communication and amount of data to be communicated.
5.1. Analysis of Inter-Cluster Communication
There are several parameters that affect the inter-cluster communication time. The architecture dependent 
parameters are; number of processors (i.e., number of clusters and number of processors in each cluster), number of 
memory modules, number of processors per port connected to the global interconnection, and the type of intercon­
nection network. Some parameters depend both on the architecture as well as on the type of algorithms, how they 
are mapped, their communication requirements when mapped onto multiple clusters etc. Furthermore, not only does 
the communication time depend on the underlying algorithms but also on the network traffic generated by other pro­
cessors in the system because there may be conflicts in accessing the network as well as memory modules.
We consider an equivalent model of the architecture as shown in figure 11. The model shows N  processors 
connected to M  memory modules through a global interconnection network. N  is given by C xP t +  where 
C is the number of clusters, Pt is the number of ports in each cluster and N ^ p is the number of DSPs in the system. 
For simplicity, we assume that each cluster contains equal number of processors. The number of physical processors 
will be given by C  x P , xPp , where Pp is the number of processors per port
Ports
Figure 11 : Equivalent Model for Global Communication
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The following analysis is based on the analysis presented by Patel in [31,32]. He developed an analytical 
model for evaluating alternative processor memory interconnection performance and showed that the analysis is rea­
sonably accurate. Consider execution of a typical parallel algorithm on multiple clusters. The execution will consist 
of processing, intra-cluster communication and inter-cluster communication. Figure 12 shows the computation and 
communication phases of an algorithm. The computation time is given by X<V' the intra-cluster communication time 
is given by fc/, and the inter-cluster communication time is given by t^i in terms of equivalent processor cycles. 
However, due to conflicts in the network or in memory modules, a processor may have to wait for wa cycles before 
being able to access the network and write to (or read from) the memory. In effect, this can be seen as the communi­
cation time being elongated by a factor w  for each request, and instead of it being t^ i, it is now w xrtc/ as shown in 
figure 12. Therefore, if the probability of accessing the global network in each processing cycle is m  and for each 
access the communication time is then the useful computation for t processor cycles takes t +  m xfxw xr^ / ,  
where t =  tcp +fc/. The fraction of useful work (utilization U) is given by
U = -----------------------. (9)t + mxtxwxtici
The average number of busy memory modules (or fraction of time when the bus is busy when the global intercon­
nection is a bus) is
Nxmxticixt
B  = ------------- --------  (10)
t +  m xtic ix txw
and in terms of utilization,
With Interference
Figure 12 : Computation and Communication Activities of a Processor
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B = N xm xticixU  (n >
In [31] it is shown that the utilization primarily depends on the product m x i^ / rather than m  and iIC/ indivi­
dually. In other words, the processor utilization primarily depends on the traffic intensity and to a lesser extent on 
the nature of the traffic.
For a particular algorithm, all the parameters are known except w. The probability of accessing the global 
network is essentially given by the number of times communication is needed per processor cycle and is known 
when an algorithm is mapped in parallel. The factor w depends on the algorithm parameters as well as the interfer­
ence from other processors accessing the global network and the memory, number of processors, number of 
memory modules, the type of interconnection network and the access rate m.
Consider the processor activities again. A processor needing to access the global memory or the bus submits 
requests again and again until accepted; on an average this happens for (w —l)x i^ /  time units. After the request is 
granted, the processor has a path to memory for t^i time units. In other words, the network sees an average of 
w xtid  consecutive requests for unit service time. Therefore, the request rate (for unit service) from a processor as 
seen by the network is
m xw x tid
n i  -  ------------------- .
1 +  m x w x t ici
and in terms of utilization
(12)
n i  = l - U .
For details, the reader is referred to [31].
The model that we analyze is a system of N sources and M destinations. Each source generates a request with 
probability n i  in each unit time. The request is independent, random, and uniformly distributed over all destina­
tions. Each request is for one unit service time. The following is an analysis for a bus and for multistage delta net­
work.
Bus : We know from earlier discussion that
B =  NxmxticixU
and also, assuming all sources have the same request rate, average amount of time the bus is busy is given by
(13)
(14)
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The equations 12 and 13 result in a non-linear equation
N xm xtid X U  -  [ 1 -  ( 1  -  rri 'f* =0. (15)
In the above equation, value of rri can be substituted in terms of w, and hence, value of w  can be computed. 
If the request rate from sources is not uniform, i.e., if the request rate from source N t- is m* then the above equation 
becomes
^ ( m x th d U y x U j)  -  [ 1 -  1 1 (1  -  rrij ) ] =  0. (16)
7=1 7=1
When evaluating performance of a parallel algorithm mapped across clusters there will be two request rates, 
one for the processors taking part in runing the algorithm and the other for rest of the processors in the system which 
will be an input parameter.
Multistage-Interconnection (Delta) : A delta network is an n stage network constructed from a x b  crossbar 
switches with a resulting size of a nx b n. Therefore, N  =  a n and M  =  b n. For a completer description refer to 
[32]. Functionally, a delta network is an interconnection network which allows any of N sources (processors) to 
communicate with any one of the M destinations (memory modules). However, two requests may collide in the net­
work even if the requests are made to different memory modules. We use results from[32,31] to obtain average 
number of busy main memory modules B, which is given by
B  =  M xm n (17)
and the following equation in satisfied.
N xm xtid X U  -  M xm n =  0 (18)
where,
m /+i =  l - ( l ~  )a , 0 < i < n
D
mo =  1  -  U.
For details, the reader is referred to [31,32].
These equations are solved numerically to obtain the interference delay factor w which is used in the perfor­
mance evaluation of algorithms mapped across multiple clusters.
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5.2. Approach to Performance Evaluation of Algorithms
Performance of an algorithm mapped on multiple clusters is governed by various factors. Table 1, summarizes 
the parameters affecting the performance of a parallel algorithm. The approach to evaluating the performance of an 
algorithm is as follows. Using the parameters and a particular mapping, computation (tcp), intra-cluster communi­
cation (tci) and inter-cluster communication time (f^/) are determined. The traffic intensity for a processor(s) (or a
t¡cl
cluster depending on how an algorithm is mapped) is given by . Using the traffic intensity values, and using
tcp ^ c l
a range of traffic intensity values for interference, the effective bandwidth of the network is determined, that is, the 
factor w is computed. In a companion paper, we will present performance evaluation of several algorithms using the 
above method.
Consider a parallel execution of an algorithm across clusters. If the execution time when the algorithm is exe­
cuted on a single processor is tseq then the speed up in the best case is given by
S p _______5 s -------  (19)
tcp +  tcl +  ticl
That is, assuming there is no interference while accessing the network or the global memory. Under the condi­
tions in which there are conflicts while accessing the network, the inter-cluster communication time will be given by 
w x tid , and therefore, the speed up will be given by
S p '= --------- — ----------. (20)
tcp +  td  + w xtid
Table 1 : Parameters for Performance Evaluation
p No. of proc. executing an algorithm
c Ouster size
N Total no. of proc. in the system
D Data size
Pt No. of proc ./port
M No. of memory modules
GICN Type of global interconnection
m x t Traffic intensity for interference in network 
and memory accesses by (N—P) processors
m \ X t \ Traffic intensity for network and
memory access by partition executing the algorithm
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Hence, degradation in speed up with respect to the best case speed up will be
Sp -  S p ’ _  (vv—l)xtid
Sp tCp +  tc{ +  WXtfci
6. Summary
In this paper we presented a model of computation for IVSs. Using the model desired features and capabili­
ties of a parallel architecture for IVSs were derived. Then a multiprocessor architecture suitable for IVS (called 
NETRA) was presented. The topology of NETRA is recursively defined and, hence is easily scalable from small to 
large systems. Homogeneity of NETRA permits fault tolerance and graceful degradation under faults. NETRA is a 
recursively defined tree-type hierarchical architecture whose leaf nodes consist of cluster of processors connected 
with a programmable crossbar with selective broadcast capability to provide for desired flexibility. We presented a 
qualitative evaluation is NETRA. Then general schemes were described to map parallel algorithms onto NETRA. 
Finally, an analysis to evaluate alternative inter-cluster communication strategies in NETRA was presented with a 
methodology to evaluate performance of parallel algorithms mapped across multiple clusters.
In a companion paper (part II of this paper) we present performance evaluation of several common vision 
algorithms on NETRA. The paper discusses performance of algorithms on one cluster, their analysis and implemen­
tation. Furthermore, the paper includes performance evaluation of alternative communication strategies as well as 
presents mapping of algorithms across multiple clusters. The effect of interference in the global interconnection net­
work and global memory on the performance of algorithms is also studied.
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